Graphene formation and transfer A 4-inch epitaxial graphene sheet with a single orientation was grown on a Si-face (0001) 4H-SiC wafer with 0.05 o miscut (23) . Miscut orientation of as-received SiC wafers was undefined. The graphitization was performed in a commercial AIXTRON reactor (VP508GFR). The SiC substrate was annealed at 850 o C for 20 min for surface cleaning in vacuum (<1x10 -6 mbar). The substrate temperature was raised to 1555 o C for 30 min and H 2 was introduced into the chamber (800 mbar) for 30 min for the second surface cleaning by thermally etching the top layers of SiC that might contain structural defects or remaining residue (10) . The graphene of one or two monolayers was subsequently formed on the cleaned SiC surface in Ar ambient (100 mbar) at 1575 o C for 60 min by sublimating the Si atoms from the SiC wafer. The graphene formation process slows down dramatically after the completion of the first graphene monolayer on top of the buffer layer, allowing for manageable growth kinetics and good thickness uniformity. The reason behind the retardation of the growth rate of graphene is the inhibition of the Si sublimation process due to the growth of a barrier (graphene) impermeable to Si above the SiC decomposition front. Si atoms can escape only from defects in the graphene lattice (C vacancies, etc.), vicinal terrace edges, or the wafer edge. Thus, if a high quality graphene monolayer grows, formation of extra graphene layer(s) is practically restricted to the vicinity of the step edges (8, 10) .
The graphene is completely exfoliated using a Ni adhesive-stressor layer and the thermally released tape handling layer. The graphene released from the SiC is transferred onto the Si wafer coated with 90-nm SiO 2 by pressing down the stack of layers, followed by the removal of the thermal tape by annealing just above the release temperature of 90 o C, and then etching the Ni layer in a FeCl 3 based solution. After the first growth and transfer of graphene, the SiC wafer was reused for the second graphene growth. As done in the first growth, the wafer was annealed (850 o C, 15 min) for removing any organic contamination and the high temperature annealing (1555 o C, 45 min) was performed for removing structural defect or remaining residue (10) . The cleaned SiC was graphitized with the same condition as that used for the first growth. Because we could not observe Ni residue on the surface of the reused SiC wafer in optical microscope inspection, we only applied the two-step annealing to clean the wafer without applying any chemical etching/cleaning steps. However, for more cycles of growth/transfer processes, it may be required to apply wet-etching process to remove any adverse effects from accumulated process residue.
Ni deposition and control of the internal stress
The first 30-nm Ni protection film is deposited via thermal evaporation in the vacuum level of 1x10 -5 Torr at a room temperature. This layer prevents the graphene surface from being damaged by a subsequent sputtering process. The second Ni adhesive-stressor layer is then deposited using a sputtering system. The internal stresses of metal films were estimated by using Stoney's method which is a standard method to measure the stress of films on a wafer. This method deduces the internal stress in the deposited films by measuring the curvature of the substrate containing the stressed films (31) . The wafer curvature was measured by a Tencor Flexus dual wavelength tool. The relation between the internal stress and the wafer curvature is given by
where, σ Ni , R, R 0 , ν S , t s , and t Ni are internal stress of Ni, curvature of the wafer after Ni deposition, curvature of the wafer before Ni deposition, Poisson's ratio of the substrate, thickness of substrate, and thickness of Ni. The stress in Ni is controlled by changing the deposition pressure with Ar flow from 3 mTorr to 10 mTorr (32) . 300 MPa and 600 MPa are measured from the Ni films sputtered at 3 mTorr and 10 mTorr, respectively. The measured stress from purely evaporated Ni was 1 GPa.
Supplementary text
Estimation of γ Ni-G by using Eq (1) The equation was derived based on the delamination theory (18, 19) . When the tensile strain energy is accumulated in the Ni films by increasing a thickness, this strain energy has to be relaxed at a critical point. There are three different energy states to be considered in a stack of Ni/graphene/SiC substrate: Ni surface energy, Ni/graphene interface energy (binding energy in the manuscript), and graphene/SiC interface energy. It can be assumed that the strain in graphene is negligible since the Ni thickness is ~3 orders of magnitude higher. Since the surface energy of Ni is the highest among these three values, as a strain-relaxation path, the interface separation would proceed to the crack formation in the Ni films if the Ni thickness increases. Also because Ni/graphene interface energy ( 
Reuse of a SiC wafer for more graphene growth/transfers
To demonstrate that the SiC wafer can be reused for the developed transfer method, we repeated five cycles of the graphene growth/transfer (see Fig. S2 ) by reusing one SiC wafer. Fig. S2A shows five reproducible transfers of 4-inch wafer-scale graphene onto an 8-inch Si wafer coated with 90 nm. As a first step to estimate the quality of graphene from the first to the fifth growth/transfer, we compared Raman spectra measured from the five transferred graphene layers. Representative Raman spectra from each cycle are shown in Fig. S2B . We observed typical Raman spectra corresponding to high quality monolayer graphene (no D peak) from the five growth/transfer cycles. 1680 spectra were collected from Raman mapping on 40 µm × 40 µm area and their distributions of 2D/G peak ratio for five growth/transfer cycles are shown in Fig. S2C . The distribution shows that transferred graphene layers are monolayer and the consistency of the distributions from the five layers indicates that there was no significant change in the graphene quality during the five cycles of the process (Fig. S2D) . Graphene coverage after transfer in each cycle was measured by Raman mapping and optical microscope. The high yield (> 95%) was maintained throughout the five cycles of growth/transfer (Fig. S2E ).
Transfer yield of graphene after five repeated growths/transfers
In order to determine the transfer yield (graphene coverage after transfer), we have observed the surface of transferred graphene on SiO 2 /Si (SiO 2 = 90 nm) by using optical microscopy images under the lowest magnification. Representative images from the graphene layer obtained by fifth growth and transfer are shown in Fig. S3 and the total displayed area is 55 mm 2 . Empty regions were observed in the optical microscopy images as marked by the red arrows. The transfer yield estimated from the images was 95 -99%.
Electrical characterization of transferred graphene
For fabrication of field effect transistors, monolayer graphene sheets were transferred from SiC substrates onto an oxidized Si substrate (highly-doped n-type Si wafer with a 90-nm-thick SiO 2 ) by using the two-step exfoliation. The channel length of the transistors was varied from 0.5 to 10 µm and the channel width was 2 µm. Source and drain electrodes (Ti/Pd/Au = 0.2/20/20 nm) were patterned on the graphene via electron beam lithography. After electrode patterning, the second e-beam lithography was used to define channel regions. The highly doped Si substrate was used as a back-gate. The transistors were measured by a semiconductor parameter analyzer (Agilent B5100) at room temperature in vacuum (~ 10 -7 torr). The Hall bars were fabricated on a monolayer graphene by the same process as that for the transistors. The size of the Hall bar was 10 µm × 2 µm. The Hall measurement was performed with a varied magnetic field (0.2, 0.4, 0.6, 0.8, 1.0 T) at room temperature in vacuum (~ 10 -7 torr). The constant current applied for the measurement was 10 µA.
During the fabrication of the Hall bars and transistors, we did not take any extraordinary steps to reduce positive unintentional doping. This unintentional doping could be originated from the elements that have made a contact to the graphene, such as adsorbed water molecules, e-beam resist (PMMA), Ni, and/or Au. Although no degradation of the mobility was observed after our graphene transfer process compared to the mobility of graphene before transfer, we expect that optimization on the process for thoroughly removing process residue will lead to the further improvement of mobility.
Fig. S1
A strain energy in Ni films as a function of thickness of Ni films under different internal stress conditions. Uniform high yield exfoliation (>95%) was obtained with high strain energy in Ni (approximately larger than 80% of the strain energy for self-exfoliation). 
Fig. S3
Optical microscopy images of transferred graphene on SiO 2 /Si wafer, which was obtained by the fifth growth and transfer. The total displayed area is 55 mm 2 .
Fig. S4
40 eV electron diffraction pattern recorded from the graphene after transfer to SiO 2 . The diffuse diffraction spots are characteristic of monolayer graphene on SiO 2 . Reciprocal lattice vectors are shown in yellow. The bright feature indicated by the dashed lines arises from inelastically scattered electrons (e.g. secondary electrons).
Fig. S5
15 × 15 grid of 40 eV electron diffraction pattern recorded across the transferred graphene (scan area = 1mm × 1mm). The identical diffraction patterns indicate that the transferred graphene layer has a single orientation. Identically aligned patterns were also observed on the graphene layer obtained from the reused SiC wafer. The transfer yield estimated from this image is 95%.
Fig. S6
Optical microscope images of field effect transistor (Left) and Hall bar (Right) fabricated on graphene obtained by the two-step exfoliation.
